46 lines
1.0 KiB
C
46 lines
1.0 KiB
C
|
/*
|
||
|
|
* Copyright (c) 2006-2023, RT-Thread Development Team
|
||
|
|
*
|
||
|
|
* SPDX-License-Identifier: Apache-2.0
|
||
|
|
*
|
||
|
|
* Change Logs:
|
||
|
|
* Date Author Notes
|
||
|
|
* 2018-11-06 balanceTWK first version
|
||
|
|
* 2020-06-16 thread-liu add stm32mp1
|
||
|
|
* 2020-09-01 thread-liu add GPIOZ
|
||
|
|
* 2020-09-18 geniusgogo optimization design pin-index algorithm
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef __DRV_GPIO_H__
|
||
|
|
#define __DRV_GPIO_H__
|
||
|
|
|
||
|
|
#include <drv_common.h>
|
||
|
|
#include <board.h>
|
||
|
|
|
||
|
|
#ifdef __cplusplus
|
||
|
|
extern "C" {
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#define __STM32_PORT(port) GPIO##port##_BASE
|
||
|
|
|
||
|
|
#if defined(SOC_SERIES_STM32MP1)
|
||
|
|
#define GET_PIN(PORTx,PIN) (GPIO##PORTx == GPIOZ) ? (176 + PIN) : ((rt_base_t)((16 * ( ((rt_base_t)__STM32_PORT(PORTx) - (rt_base_t)GPIOA_BASE)/(0x1000UL) )) + PIN))
|
||
|
|
#else
|
||
|
|
#define GET_PIN(PORTx,PIN) (rt_base_t)((16 * ( ((rt_base_t)__STM32_PORT(PORTx) - (rt_base_t)GPIOA_BASE)/(0x0400UL) )) + PIN)
|
||
|
|
#endif
|
||
|
|
|
||
|
|
struct pin_irq_map
|
||
|
|
{
|
||
|
|
rt_uint16_t pinbit;
|
||
|
|
IRQn_Type irqno;
|
||
|
|
};
|
||
|
|
|
||
|
|
int rt_hw_pin_init(void);
|
||
|
|
|
||
|
|
#ifdef __cplusplus
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#endif /* __DRV_GPIO_H__ */
|
||
|
|
|