70 lines
1.5 KiB
C
70 lines
1.5 KiB
C
|
/*
|
||
|
|
* Copyright (c) 2006-2023, RT-Thread Development Team
|
||
|
|
*
|
||
|
|
* SPDX-License-Identifier: Apache-2.0
|
||
|
|
*
|
||
|
|
* Change Logs:
|
||
|
|
* Date Author Notes
|
||
|
|
* 2017-12-23 Bernard first version
|
||
|
|
* 2022-06-14 Meco Man suuport pref_counter
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <rthw.h>
|
||
|
|
#include <rtdevice.h>
|
||
|
|
#include <rtthread.h>
|
||
|
|
|
||
|
|
#include <board.h>
|
||
|
|
#ifdef PKG_USING_PERF_COUNTER
|
||
|
|
#include <perf_counter.h>
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/* Use Cycle counter of Data Watchpoint and Trace Register for CPU time */
|
||
|
|
static uint64_t cortexm_cputime_getres(void)
|
||
|
|
{
|
||
|
|
uint64_t ret = 1000UL * 1000 * 1000;
|
||
|
|
|
||
|
|
ret = (ret * (1000UL * 1000)) / SystemCoreClock;
|
||
|
|
return ret;
|
||
|
|
}
|
||
|
|
|
||
|
|
static uint64_t cortexm_cputime_gettime(void)
|
||
|
|
{
|
||
|
|
#ifdef PKG_USING_PERF_COUNTER
|
||
|
|
return get_system_ticks();
|
||
|
|
#else
|
||
|
|
return DWT->CYCCNT;
|
||
|
|
#endif
|
||
|
|
}
|
||
|
|
|
||
|
|
const static struct rt_clock_cputime_ops _cortexm_ops =
|
||
|
|
{
|
||
|
|
cortexm_cputime_getres,
|
||
|
|
cortexm_cputime_gettime
|
||
|
|
};
|
||
|
|
|
||
|
|
|
||
|
|
int cortexm_cputime_init(void)
|
||
|
|
{
|
||
|
|
#ifdef PKG_USING_PERF_COUNTER
|
||
|
|
clock_cpu_setops(&_cortexm_ops);
|
||
|
|
#else
|
||
|
|
/* check support bit */
|
||
|
|
if ((DWT->CTRL & (1UL << DWT_CTRL_NOCYCCNT_Pos)) == 0)
|
||
|
|
{
|
||
|
|
/* enable trace*/
|
||
|
|
CoreDebug->DEMCR |= (1UL << CoreDebug_DEMCR_TRCENA_Pos);
|
||
|
|
|
||
|
|
/* whether cycle counter not enabled */
|
||
|
|
if ((DWT->CTRL & (1UL << DWT_CTRL_CYCCNTENA_Pos)) == 0)
|
||
|
|
{
|
||
|
|
/* enable cycle counter */
|
||
|
|
DWT->CTRL |= (1UL << DWT_CTRL_CYCCNTENA_Pos);
|
||
|
|
}
|
||
|
|
|
||
|
|
clock_cpu_setops(&_cortexm_ops);
|
||
|
|
}
|
||
|
|
#endif /* PKG_USING_PERF_COUNTER */
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
INIT_BOARD_EXPORT(cortexm_cputime_init);
|