12345qiupeng
/
Pcie_brige_test
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
Pcie_brige_test/Project Outputs for Pcie_Br.../PCIE_Brige_PCB.LDP

3 lines
183 B
Plaintext
Raw Blame History

Layer Pairs Export File for PCB: C:\Users\qp\Documents\Pcie_Brige_Test\PCIE_Brige_PCB.PcbDoc
LayersSetName=Top_Bot_Thru_Holes|DrillFile=pcie_brige_pcb.txt|DrillLayers=gtl,gp1,gp2,gbl
Reference in New Issue View Git Blame Copy Permalink