Layer Pairs Export File for PCB: C:\Users\qp\Documents\Pcie_Brige_Test\PCIE_Brige_PCB.PcbDoc
LayersSetName=Top_Bot_Thru_Holes|DrillFile=pcie_brige_pcb.txt|DrillLayers=gtl,gp1,gp2,gbl