DCT检查通过

master
邱棚 2022-11-21 22:54:44 +08:00
parent 83b96af673
commit 676086060d
10 changed files with 344 additions and 0 deletions

Binary file not shown.

Binary file not shown.

Binary file not shown.

Binary file not shown.

Binary file not shown.

Binary file not shown.

Binary file not shown.

Binary file not shown.

View File

@ -0,0 +1,36 @@
Protel Design System Design Rule Check
PCB File : C:\Users\qp\Documents\Pcie_Brige_Test\PCIE_Brige_PCB.PcbDoc
Date : 2022/11/21
Time : 22:54:09
Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0
Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0
Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0
Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0
Processing Rule : Width Constraint (Min=4mil) (Max=10mil) (Preferred=6mil) (All)
Rule Violations :0
Processing Rule : Routing Layers(All)
Rule Violations :0
Processing Rule : Routing Via (MinHoleWidth=7.874mil) (MaxHoleWidth=15.748mil) (PreferredHoleWidth=11.811mil) (MinWidth=11.811mil) (MaxWidth=23.622mil) (PreferedWidth=19.685mil) (All)
Rule Violations :0
Processing Rule : Differential Pairs Uncoupled Length using the Gap Constraints (Min=4mil) (Max=10mil) (Prefered=6mil) and Width Constraints (Min=6mil) (Max=15mil) (Prefered=6mil) (All)
Rule Violations :0
Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0
Violations Detected : 0
Waived Violations : 0
Time Elapsed : 00:00:01

View File

@ -0,0 +1,308 @@
<html>
<head>
<META http-equiv="Content-Type" content="text/html">
<style type="text/css">
h1, h2, h3, h4, h5, h6 {
font-family : segoe ui;
color : black;
background-color : #EDE7D9;
padding: 0.3em;
}
h1 {
font-size: 1.2em;
}
h2 {
font-size: 1.2em;
}
body {
font-family : segoe ui;
}
td, th {
padding: 0.5em;
text-align : left;
width: 10em;
}
th {
background-color : #EEEEEE;
}
th.column1, td.column1 {
text-align: left;
width : auto;
}
table {
width : 100%;
font-size: 0.9em;
}
.DRC_summary_header {
padding-bottom : 0.1em;
border : 0px solid black;
width: 100%;
align: left;
}
.DRC_summary_header_col1,
.DRC_summary_header_col2,
.DRC_summary_header_col3 {
color : black;
font-size:100%;
padding : 0em;
padding-top : 0.2em;
padding-bottom 0.2em;
border : 0px solid black;
vertical-align: top;
text-align: left;
}
.DRC_summary_header_col1 {
font-weight: bold;
width: 8em;
}
.DRC_summary_header_col2 {
width: 0.1em;
}
.DRC_summary_header_col3 {
width : auto;
}
.header_holder {
Width = 100%;
border = 0px solid green;
padding = 0;
}
.front_matter, .front_matter_column1, .front_matter_column2, .front_matter_column3
{
left : 0;
top : 0;
padding: 0em;
padding-top : 0.1em;
border : 0px solid black;
width : 100%;
vertical-align: top;
text-align: left;
}
.front_matter_column1 {
width : 8em;
font-weight: bold;
}
.front_matter_column2 {
width: 0.1em;
}
.front_matter_column3 {
width : auto;
}
.total_column1, .total_column {
font-weight : bold;
}
.total_column1 {
text-align : left;
}
.warning, .error {
color : red;
font-weight : bold;
}
tr.onmouseout_odd {
background-color : #white;
}
tr.onmouseout_even {
background-color : #FAFAFA;
}
tr.onmouseover_odd, tr.onmouseover_even {
background-color : #EEEEEE;
}
a:link, a:visited, .q a:link,.q a:active,.q {
color: #21489e;
}
a:link.callback, a:visited.callback {
color: #21489e;
}
a:link.customize, a:visited.customize {
color: #C0C0C0;
position: absolute;
right: 10px;
}
p.contents_level1 {
font-weight : bold;
font-size : 110%;
margin : 0.5em;
}
p.contents_level2 {
position : relative;
left : 20px;
margin : 0.5em;
}
</style><script type="text/javascript">
function coordToMils(coord) {
var number = coord / 10000;
if (number != number.toFixed(3))
number = number.toFixed(3);
return number + 'mil'
}
function coordToMM(coord) {
var number = 0.0254 * coord / 10000;
if (number != number.toFixed(4))
number = number.toFixed(4);
return number + 'mm'
}
function convertCoord(coordNode, units) {
for (var i = 0; i < coordNode.childNodes.length; i++) {
coordNode.removeChild(coordNode.childNodes[i]);
}
var coord = coordNode.getAttribute('value');
if (coord != null) {
if (units == 'mm') {
textNode = document.createTextNode(coordToMM(coord));
coordNode.appendChild(textNode);
} else if (units == 'mil') {
textNode = document.createTextNode(coordToMils(coord));
coordNode.appendChild(textNode);
}
}
}
function convertUnits(unitNode, units) {
for (var i = 0; i < unitNode.childNodes.length; i++) {
unitNode.removeChild(unitNode.childNodes[i]);
}
textNode = document.createTextNode(units);
unitNode.appendChild(textNode);
}
function changeUnits(radio_input, units) {
if (radio_input.checked) {
var elements = document.getElementsByName('coordinate');
if (elements) {
for (var i = 0; i < elements.length; i++) {
convertCoord(elements[i], units);
}
}
var elements = document.getElementsByName('units');
if (elements) {
for (var i = 0; i < elements.length; i++) {
convertUnits(elements[i], units);
}
}
}
}
</script><title>Design Rule Verification Report</title>
</head>
<body onload=""><img ALT="Altium" src="
file://C:\Users\Public\Documents\Altium\AD22\Templates\AD_logo.png
"><h1>Design Rule Verification Report</h1>
<table class="header_holder">
<td class="column1">
<table class="front_matter">
<tr class="front_matter">
<td class="front_matter_column1">Date:</td>
<td class="front_matter_column2"></td>
<td class="front_matter_column3">2022/11/21</td>
</tr>
<tr class="front_matter">
<td class="front_matter_column1">Time:</td>
<td class="front_matter_column2"></td>
<td class="front_matter_column3">22:54:09</td>
</tr>
<tr class="front_matter">
<td class="front_matter_column1">Elapsed Time:</td>
<td class="front_matter_column2"></td>
<td class="front_matter_column3">00:00:01</td>
</tr>
<tr class="front_matter">
<td class="front_matter_column1">Filename:</td>
<td class="front_matter_column2"></td>
<td class="front_matter_column3"><a href="file:///C:\Users\qp\Documents\Pcie_Brige_Test\PCIE_Brige_PCB.PcbDoc" class="file"><acronym title="C:\Users\qp\Documents\Pcie_Brige_Test\PCIE_Brige_PCB.PcbDoc">C:\Users\qp\Documents\Pcie_Brige_Test\PCIE_Brige_PCB.PcbDoc</acronym></a></td>
</tr>
</table>
</td>
<td class="column2">
<table class="DRC_summary_header">
<tr>
<td class="DRC_summary_header_col1">Warnings:</td>
<td class="DRC_summary_header_col2"></td>
<td class="DRC_summary_header_col3">0</td></tr>
<tr>
<td class="DRC_summary_header_col1">Rule Violations:</td>
<td class="DRC_summary_header_col2"></td>
<td class="DRC_summary_header_col3">0</td></tr>
</table>
</td>
</table><a name="IDJYZLNTZZBM1NDROISYISOFLWRIQAHE5VKF2R33NK3RKWUTPZP3OF"><h2>Summary</h2></a><table>
<tr>
<th class="column1">Warnings</th>
<th class="column2">Count</th>
</tr>
<tr>
<td style="font-weight : bold; text-align : right" class="column1">Total</td>
<td style="font-weight : bold" class="column2">0</td>
</tr>
</table><br><table>
<tr>
<th class="column1">Rule Violations</th>
<th class="column2">Count</th>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="#IDAD0CDRRMUR3ZCE5RQLWZWFVO0MDEZVS5YWXQWLIQU12V2K2SACID">Clearance Constraint (Gap=6mil) (All),(All)</a></td>
<td class="column2">0</td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="#IDYQ0X0KORH4DEITHDZX5DMUDOTMNDP0M2QTVUECN4OET4L1GNR4VC">Short-Circuit Constraint (Allowed=No) (All),(All)</a></td>
<td class="column2">0</td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="#IDHJPAZM04KGL1KGYEZL0C2OJSENJZRVX5COC4BDHVOLJI2YO0SBMI">Un-Routed Net Constraint ( (All) )</a></td>
<td class="column2">0</td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="#IDSF43P445WB2LIJ0DKZNQBN3QYLFCYDCOJXJWYIOFPFQ0ACIJSHFE">Modified Polygon (Allow modified: No), (Allow shelved: No)</a></td>
<td class="column2">0</td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="#IDQRLAHWE2FS51HPTPGPWGRU0CFBKIY0S5U5ON5DPAONEVRVLSK0K">Width Constraint (Min=4mil) (Max=10mil) (Preferred=6mil) (All)</a></td>
<td class="column2">0</td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="#IDSOYQ2PZ2IDEX2WWS2OL2MLRXPMYS3NO0BQTV2BTYHZRBPS4533D">Routing Layers(All)</a></td>
<td class="column2">0</td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="#IDYJMLYP2D3FFPSVAWBXLQIRDTIZXVSFKGP2OSVBVHGVNP2VQ1ZRF">Routing Via (MinHoleWidth=7.874mil) (MaxHoleWidth=15.748mil) (PreferredHoleWidth=11.811mil) (MinWidth=11.811mil) (MaxWidth=23.622mil) (PreferedWidth=19.685mil) (All)</a></td>
<td class="column2">0</td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="#ID0FK5YGCEASBFEBEOJDJMQYY0HO2QDXSNPRMZKNHUXQWJ0XKTN3AL">Differential Pairs Uncoupled Length using the Gap Constraints (Min=4mil) (Max=10mil) (Prefered=6mil) and Width Constraints (Min=6mil) (Max=15mil) (Prefered=6mil) (All)</a></td>
<td class="column2">0</td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="#IDJEFXHB03YN3UGOPHMU5VA3WOFBZKPM34BRJCNEKGOPEJFSHKJQAH">Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)</a></td>
<td class="column2">0</td>
</tr>
<tr>
<td style="font-weight : bold; text-align : right" class="column1">Total</td>
<td style="font-weight : bold" class="column2">0</td>
</tr>
</table><br></body>
</html>